

FIG. 1 is a block diagram of a video processing system 2. The system 2 includes a Video Image Line Output Scanner And Transfer Interface 14, a Dual Port RAM 32, a Control Logic 38, a Pixel MUX 18, a Blink Logic 10, a Dual 256x24 SRAM Look Up Table 12, a Gray Scale Gen 3, a Color MUX 20, a YCrCb Encoder 26, a Pixel Shifting Logic 22, a MUX 40, a DAC 30, a Video Stream Signature Analyzer 4, a Compare and Register Logic 4, Horizontal and Vertical Counters 28, Cursor Address CNTRs 52, Cursor Line Buffer 58, Cursor Output CNTRs 56, Cursor State Machs 54, and an AMBA Cursor Bus Master 50. The system 2 is connected to a host via HADR(31:0), HDAT(31:0), CREQ, and CGNT signals. The system 2 also outputs N/C SYNC, H SYNC/LP, BLANK, BRIGHT, and SYNCEN signals.




FIG. 1




FIG. 2A




FIG. 4

FIG. 5




FIG. 5

FIG. 6B is a block diagram of a system 600 for processing video data. The system 600 includes a video source 602, a video processor 604, a video controller 606, and a video display 608. The video source 602 provides video data to the video processor 604, which processes the video data and outputs it to the video controller 606. The video controller 606 then outputs the processed video data to the video display 608. The system 600 is configured to process video data in a manner that allows for efficient storage and retrieval of video data.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EN	RSVD	SPCLK	BRIGHT	CLKEN	BLANK	HSYNC	VSNC	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN

SIGCTL

132

FIG. 6B

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	STOP ₁₀	STOP ₉	STOP ₈	STOP ₇	STOP ₆	STOP ₅	STOP ₄	STOP ₃	STOP ₂	STOP ₁	STOP ₀

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	START ₁₀	START ₉	START ₈	START ₇	START ₆	START ₅	START ₄	START ₃	START ₂	START ₁	START ₀

VSIGSTRTSTOP

134

FIG. 6C

Figure 6D shows the structure of the HSIGSTARTSTOP register. The register is 32 bits wide and is divided into two 16-bit halves. The upper half (bits 16-31) contains the STOP fields, and the lower half (bits 0-15) contains the START fields. The STOP fields are labeled STOP₀ through STOP₁₅, and the START fields are labeled START₀ through START₁₅. Bits 1-15 of each half are reserved (RSVD).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	STOP ₁₀	STOP ₉	STOP ₈	STOP ₇	STOP ₆	STOP ₅	STOP ₄	STOP ₃	STOP ₂	STOP ₁	STOP ₀

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	START ₁₀	START ₉	START ₈	START ₇	START ₆	START ₅	START ₄	START ₃	START ₂	START ₁	START ₀

HSIGSTARTSTOP

136

FIG. 6D

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	VCLR ₁₀	VCLR ₉	VCLR ₈	VCLR ₇	VCLR ₆	VCLR ₅	VCLR ₄	VCLR ₃	VCLR ₂	VCLR ₁	VCLR ₀

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	HCLR ₁₀	HCLR ₉	HCLR ₈	HCLR ₇	HCLR ₆	HCLR ₅	HCLR ₄	HCLR ₃	HCLR ₂	HCLR ₁	HCLR ₀

SIGCLR

138

FIG. 6E




FIG. 7B




FIG. 7A

FIG. 8A is a schematic diagram of a cursor image 166. The cursor image 166 is shown as a rectangle. A horizontal double-headed arrow 170 is positioned above the cursor image 166, indicating its width. A vertical double-headed arrow 172 is positioned to the right of the cursor image 166, indicating its height. A reference numeral 168 points to the top-left corner of the cursor image 166.




FIG. 8A






FIG. 8B






FIG. 10

FIG. 11A

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	NA	NA

CURSOR_ADR_START

200

FIG. 11A

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	NA	NA

CURSOR_ADR_RESET

202

FIG. 11B

FIG. 11C is a schematic diagram of a cursor size register. The register is 32 bits wide and contains the following fields:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DLNS5	DLNS4	DLNS3	DLNS2	DLNS1	DLNS0	CSTEP ₁	CSTEP ₀	CLINS5	CLINS4	CLINS3	CLINS2	CLINS1	CLINS0	CWID1	CWID0

CURSORSIZE

204

FIG. 11C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R

CURSORSIZE

206

FIG. 11D

Figure 11E shows the bit fields of the CURSORXYLOC register. The register is 32 bits wide. Bit 31 is RSVD. Bits 30-27 are RSVD. Bit 26 is YLOC₁₀. Bit 25 is YLOC₉. Bit 24 is YLOC₈. Bit 23 is YLOC₇. Bit 22 is YLOC₆. Bit 21 is YLOC₅. Bit 20 is YLOC₄. Bit 19 is YLOC₃. Bit 18 is YLOC₂. Bit 17 is YLOC₁. Bit 16 is YLOC₀. Bits 15-11 are RSVD. Bit 10 is XLOC₁₀. Bit 9 is XLOC₉. Bit 8 is XLOC₈. Bit 7 is XLOC₇. Bit 6 is XLOC₆. Bit 5 is XLOC₅. Bit 4 is XLOC₄. Bit 3 is XLOC₃. Bit 2 is XLOC₂. Bit 1 is XLOC₁. Bit 0 is XLOC₀.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	YLOC ₁₀	YLOC ₉	YLOC ₈	YLOC ₇	YLOC ₆	YLOC ₅	YLOC ₄	YLOC ₃	YLOC ₂	YLOC ₁	YLOC ₀

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CEN	RSVD	RSVD	RSVD	RSVD	XLOC ₁₀	XLOC ₉	XLOC ₈	XLOC ₇	XLOC ₆	XLOC ₅	XLOC ₄	XLOC ₃	XLOC ₂	XLOC ₁	XLOC ₀

CURSORXYLOC

208

FIG. 11E

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLHEN	RSVD	RSVD	RSVD	RSVD	YLOC ₁₀	YLOC ₉	YLOC ₈	YLOC ₇	YLOC ₆	YLOC ₅	YLOC ₄	YLOC ₃	YLOC ₂	YLOC ₁	YLOC ₀

CURSOR_DHSCAN_LH_YLOC

210

FIG. 11F

FIG. 11G is a schematic diagram of a cursor link structure. The structure is a 32-bit register divided into 16 2-bit fields. Fields 0-7 are labeled RSVD, fields 8-14 are labeled EN, and fields 15-31 are labeled RATE. The structure is labeled CURSORBLINK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	EN	RATE	RATE	RATE	RATE	RATE	RATE	RATE	RATE

CURSORBLINK

212

FIG. 11G

Figure 13A shows the bit fields of the PARLLIFOUT register. The register is 32 bits wide. The bit fields are: 31: RSVD, 30: RSVD, 29: RSVD, 28: RSVD, 27: RSVD, 26: RSVD, 25: RSVD, 24: RSVD, 23: RSVD, 22: RSVD, 21: RSVD, 20: RSVD, 19: RSVD, 18: RSVD, 17: RSVD, 16: RSVD, 15: RSVD, 14: DSCA, 13: C3, 12: C2, 11: C1, 10: C0, 9: M3, 8: M2, 7: M1, 6: M0, 5: S2, 4: S1, 3: S0, 2: P2, 1: P1, 0: P0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	DSCA	C3	C2	C1	C0	M3	M2	M1	M0	S2	S1	S0	P2	P1	P0

PIXELMODE

230

FIG. 13A

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RD	DAT	DAT	DAT	DAT	DAT	DAT	DAT	DAT

PARLLIFOUT

232

FIG. 13B

FIG. 13C is a schematic diagram of a memory structure 1300. The memory structure 1300 includes a memory array 1310 and a memory controller 1320. The memory array 1310 is divided into a first memory array 1311 and a second memory array 1312. The first memory array 1311 includes a first set of memory cells 1311a and a second set of memory cells 1311b. The second memory array 1312 includes a third set of memory cells 1312a and a fourth set of memory cells 1312b. The memory controller 1320 is connected to the memory array 1310 and is configured to control the memory array 1310.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	ESTR T ₃	ESTR T ₂	ESTR T ₁	ESTR T ₀	CNT3	CNT2	CNT1	CNT0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	DAT	DAT	DAT	DAT	DAT	DAT	DAT	DAT

PARLLIFIN

234

FIG. 13C

shift mode	color mode	output mode	P(23)	P(22)	P(21)	P(20)	P(19)	P(18)	P(17)	P(16)	P(15)	P(14)	P(13)	P(12)	P(11)	P(10)	P(9)	P(8)	P(7)	P(6)	P(5)	P(4)	P(3)	P(2)	P(1)	P(0)
0x0	0x0 0x4	single pixel per clock up to 24 bits wide	R(1)	R(0)	G(1)	G(0)	B(1)	B(0)	R(7)	R(6)	R(5)	R(4)	R(3)	R(2)	G(7)	G(6)	G(5)	G(4)	G(3)	G(2)	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)
	0x8																									
0x0	0x5	single 16-bit 565 pixel per clock	R(3)	R(2)	G(5)	G(4)	B(3)	B(2)	R(4)	R(3)	R(2)	R(1)	R(0)	R(4)	G(5)	G(4)	G(3)	G(2)	G(1)	G(0)	B(4)	B(3)	B(2)	B(1)	B(0)	B(4)
	0x8																									
0x1	0x0 0x4	single 24 bit pixel mapped to 18 bits each clk	X	X	X	X	X	X	R(7)	R(6)	R(5)	R(4)	R(3)	R(2)	G(7)	G(6)	G(5)	G(4)	G(3)	G(2)	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)
	0x8																									.
0x1	0x5	single 16-bit 565 pixel mapped to 18 bits each clk	X	X	X	X	X	X	R(4)	R(3)	R(2)	R(1)	R(0)	R(4)	G(5)	G(4)	G(3)	G(2)	G(1)	G(0)	B(4)	B(3)	B(2)	B(1)	B(0)	B(4)
	0x8																									.
0x1	0x6	single 16-bit 555 pixel mapped to 18 bits each clk	X	X	X	X	X	X	R(4)	R(3)	R(2)	R(1)	R(0)	R(4)	G(4)	G(3)	G(2)	G(1)	G(0)	B(4)	B(3)	B(2)	B(1)	B(0)	B(4)	.
	0x8																									.
0x2	0x0	progressive scan 2 pixels per shift clock dual scan	P(20)	P(12)	P(4)	P(20)	P(12)	P(04)	P(23)	P(22)	P(21)	P(15)	P(14)	P(13)	P(7)	P(6)	P(5)	P(023)	P(022)	P(021)	P(015)	P(014)	P(013)	P(07)	P(06)	P(05)
	0x8			R(14)	G(14)	B(14)	R(04)	G(04)	B(04)	R(17)	G(16)	G(15)	G(7)	G(6)	G(5)	B(17)	B(16)	B(15)	R(07)	R(06)	R(05)	G(07)	G(06)	B(07)	B(06)	B(05)
0x3	0x0	progressive scan 4 pixels per shift clock dual scan	P(14)	P(6)	P(214)	P(26)	P(114)	P(16)	P(014)	P(06)	P(23)	P(22)	P(21)	P(13)	P(7)	P(6)	P(5)	P(23)	P(22)	P(21)	P(115)	P(17)	P(023)	P(022)	P(015)	P(07)
	0x8			R(4)	G(4)	B(4)	R(4)	G(4)	B(4)	R(7)	G(6)	G(5)	B(7)	B(6)	B(5)	R(7)	R(6)	R(5)	R(7)	R(6)	R(5)	G(7)	G(6)	B(7)	B(6)	B(5)
0x3	0x0	progressive scan 4 pixels per shift clock dual scan	P(14)	P(6)	P(214)	P(26)	P(114)	P(16)	P(014)	P(06)	P(23)	P(22)	P(21)	P(13)	P(7)	P(6)	P(5)	P(23)	P(22)	P(21)	P(115)	P(17)	P(023)	P(022)	P(015)	P(07)
	0x8			G(6)	B(6)	B(6)	G(6)	B(6)	B(6)	G(6)	B(6)	B(6)	B(6)	B(6)	B(6)	B(6)	B(6)	B(6)	B(6)	B(6)	B(6)	B(6)	B(6)	B(6)	B(6)	B(6)

FIG. 14A

0x4	0x0 0x8	progressive scan 8 pixels per shift clock dual scan	P7(23) R7 *	P6(23) R6 *	P5(23) R5 *	P4(23) R4 *	P3(23) R3 *	P2(23) R2 *	P1(23) R1 *	P0(23) R0 *	P7(15) G7 *	P7(7) B7 *	P6(15) G6 *	P6(7) B6 *	P5(15) G5 *	P5(7) B5 *	P4(15) G4 *	P4(7) B4 *	P3(15) G3 *	P3(7) B3 *	P2(15) G2 *	P2(7) B2 *	P1(15) G1 *	P1(7) B1 *	P0(15) G0 *	P0(7) B0 *	
			Lower P3(23) R3 *	Upper P3(23) R3 *	Lower P2(23) R2 *	Upper P2(23) R2 *	Lower P1(23) R1 *	Upper P1(23) R1 *	Lower P0(23) R0 *	Upper P0(23) R0 *	Lower P3(15) G3 *	P3(7) B3 *	Upper P3(15) G3 *	Lower P3(7) B3 *	Upper P3(15) G3 *	Lower P3(7) B3 *	Upper P3(15) G3 *	Lower P3(7) B3 *	Upper P3(15) G3 *	Lower P3(7) B3 *	Upper P3(15) G3 *	Lower P3(7) B3 *	Upper P3(15) G3 *	Lower P3(7) B3 *	Upper P3(15) G3 *	Lower P3(7) B3 *	Upper P3(15) G3 *
0x5	0x0 0x8	2 2/3 pixels per clock	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
0x6	0x0 0x8	Dual 2 2/3 pixels per clock	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
**	**	CCIREN subs	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	
**	**	LCDEN subs	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	
**	**	ACEN subs	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	

• These bits are an ORed combination of the bit value shown and the next significant bit below (This rounds the color value to nearest color).

** These bits do not get a substitute and are defined to the values controlled by the pixel output mode in the upper part of the table.

*** These bits are pinned out in CL-EP9215 Dillon II only. They are the MSBs of the color channels.

**** Set PIXELMODE.P13951 high to use these pins as outputs in the CL-EP9209.

FIG. 14B




FIG. 15

FIG. 16A

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

BLINKRATE

250

FIG. 16A

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK

BLINKMASK

252

FIG. 16B

FIG. 16C is a schematic diagram of a 32-bit register structure. The register is divided into two main sections: a 16-bit upper section (bits 31-16) and a 16-bit lower section (bits 15-0). The upper section contains 16 bits, all labeled 'PATRN'. The lower section contains 16 bits, all labeled 'PATRN'. The register is labeled 'BLINKPATRN'.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN

BLINKPATRN

254

FIG. 16C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK

PATTERNMASK

256

FIG. 16D

[illegible]

258

FIG. 16E

FIG. 17




FIG. 17

FIG. 19 is a schematic diagram of a system for processing video data. The system includes a video source 100, a video processor 110, and a video display 120. The video source 100 provides video data to the video processor 110, which processes the data and outputs it to the video display 120. The video processor 110 includes a video decoder 111, a video encoder 112, and a video filter 113. The video decoder 111 receives video data from the video source 100 and outputs it to the video filter 113. The video filter 113 filters the video data and outputs it to the video encoder 112. The video encoder 112 encodes the video data and outputs it to the video display 120.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	FRAME	VERT	HORZ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

GRAYSCALE LUT

282

FIG. 19




FIG. 18

F.V.H def for pixel	FRAME Ctr	Vert Ctr	Horz Ctr	VCNT (lines) HCNT (pixels)	GS-LUT Address *4																Pixel Value
					11	10	11	11	10	11	10	10	10	10	11	10	01	01	01	00	
in value				register address																	
000	D18	D17	D16	base + 0x80	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	000
001	D18	D17	D16	base + 0x84	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	001
010	D18	D17	D16	base + 0x88	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	010
011	D18	D17	D16	base + 0x8C	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	011
100	D18	D17	D16	base + 0x90	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	100
101	D18	D17	D16	base + 0x94	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	101
110	D18	D17	D16	base + 0x98	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	110
111	D18	D17	D16	base + 0x9C	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	111
	X	X	X	base + 0xA0	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	000
	X	X	X	base + 0xA4	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	001
	X	X	X	base + 0xA8	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	010
	X	X	X	base + 0xAC	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	011
	X	X	X	base + 0xB0	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	100
	X	X	X	base + 0xB4	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	101
	X	X	X	base + 0xB8	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	110
	X	X	X	base + 0xBC	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	111
	X	X	X	base + 0xC0	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	000
	X	X	X	base + 0xC4	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	001
	X	X	X	base + 0xC8	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	010
	X	X	X	base + 0xCC	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	011
	X	X	X	base + 0xD0	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	100
	X	X	X	base + 0xD4	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	101
	X	X	X	base + 0xD8	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	110
	X	X	X	base + 0xDC	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	111
	X	X	X	base + 0xE0	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	000
	X	X	X	base + 0xE4	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	001
	X	X	X	base + 0xE8	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	010
	X	X	X	base + 0xEC	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	011
	X	X	X	base + 0xF0	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	100
	X	X	X	base + 0xF4	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	101
	X	X	X	base + 0xF8	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	110
	X	X	X	base + 0xFC	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	111

FIG. 20

[illegible]

302

FIG. 21

FIG. 22 is a schematic diagram of a system for processing a video stream. The system includes a video input 302, a video processor 304, and a video output 306. The video processor 304 is configured to process the video stream and output the processed video stream to the video output 306. The video processor 304 is further configured to process the video stream in a frame-by-frame basis. The video processor 304 is further configured to process the video stream in a frame-by-frame basis. The video processor 304 is further configured to process the video stream in a frame-by-frame basis.




FIG. 22

FIG. 22

306 →

	H	O	R	Z
FRAME 0	1	0	1	0
V	1	0	1	0
E	1	0	1	0
R	1	0	1	0
T	1	0	1	0

0	1	0	1
0	1	0	1
0	1	0	1
0	1	0	1

FRAME 1

1	0	1	0
1	0	1	0
1	0	1	0
1	0	1	0

FRAME 2

0	1	0	1
0	1	0	1
0	1	0	1
0	1	0	1

FRAME 3

FIG. 23

FIG. 24 is a diagram illustrating a sequence of four frames (FRAME 0, FRAME 1, FRAME 2, and FRAME 3) showing the evolution of a 4x4 grid of binary data (0s and 1s) over time. The frames are arranged in a 2x2 grid. The first frame (FRAME 0) is labeled with 'H O R Z' above it and 'V E R T' to its left. An arrow labeled '308' points to the first frame. The second frame (FRAME 1) is labeled 'FRAME 1' above it. The third frame (FRAME 2) is labeled 'FRAME 2' above it. The fourth frame (FRAME 3) is labeled 'FRAME 3' above it.

308 →

H O R Z

FRAME 0

V

E

R

T

1	1	0	0
1	0	1	0
0	0	1	1
1	0	1	0

FRAME 1

0	0	1	1
0	1	0	1
1	1	0	0
0	1	0	1

FRAME 2

1	0	1	0
1	1	0	0
1	0	1	0
0	0	1	1

FRAME 3

0	1	0	1
0	0	1	1
0	1	0	1
1	1	0	0

FIG. 24

FIG. 26

312 ↗

	H	O	R	Z
FRAME 0	1	0	0	0
V				
E	0	1	0	0
R	0	0	1	0
T				

	0	1	0
FRAME 1	0	1	0
	0	0	1
	1	0	0

	0	0	1
FRAME 2	0	0	1
	1	0	0
	0	1	0

FIG. 26

FIG. 26





FIG. 27



FRAME		Vert	Horiz	VCNT ₁ (lines)																GSLUT Address ^{*4}			
Ctr		Ctr		11	10	11	11	10	10	10	10	10	10	10	10	10	10	10	00	00	00	00	Pixel
D18		D17		b15	b14	b13	b12	b11	b10	b8	b7	b6	b5	b4	b3	b2	b1	b0					Value
0	0	0	0	x	x	x	x	x	0	1	0	x	1	0	0	0	0	1					010
				x	x	x	x	x	1	0	0	x	0	1	0	x	0	1	0				010
				x	x	x	x	x	0	0	1	x	0	0	1	x	1	0	0				010
				x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x				010

316

FIG. 28

FIG. 29






FIG. 29

Display Type	Horizontal Resolution x Vertical Resolution	Video Clock frequency (MHz)	Frame Buffer Storage format	Display Data format	pixels per shift clock	Pixel Shift Clock frequency (MHz)	Vertical Frame Rate (Hz)
VFD	128 x 32	2	4 bpp	monochrome	8	0.25	400
LCD	128 x 64	2	4 bpp	monochrome	4	0.5	230
LCD	256 x 128	2	4 bpp	monochrome	4	0.5	60
"QVGA" TFT LCD	320 x 234	6.4	8 bpp	analog	1	6.4	80
QVGA STN LCD	320 x 240	4	4 bit RGB	4 bit RGB	1	4	50
HVGA STN LCD	640 x 240	8	4 bit RGB	4 bit RGB	1	8	50
"VGA" DC Plasma	640 x 400	16	4 bpp	monochrome	4	4	60
VGA EL	640 x 480	24	4 or 8 bpp	grayscale	8	3	75
VGA STN LCD	640 x 480	24	8 or 16 bpp	18 bit RGB	1	24	75
VGA TFT LCD	640 x 480	24	8, 16, or 24 bpp	18 bit RGB	1	24	75
VGA CRT	640 x 480	25.175	8, 16, or 24 bpp	analog	1	NA	70
VGA CRT	640 x 480	32	8, 16, or 24 bpp	analog	1	NA	85
SVGA TFT LCD	800 x 600	40	8, 16, or 24 bpp	18 bit RGB	1	40	80
SVGA CRT	800 x 600	50	8, 16, or 24 bpp	analog	1	NA	85
XGA TFT LCD	1024 x 768	60	8, 16, or 24 bpp	18 bit RGB	2	30	72
XGA CRT	1024 x 768	75	8, 16, or 24 bpp	analog	1	NA	80
SXGA TFT LCD	1280 x 1024	85	8, 16, or 24 bpp	18 or 24 bit RGB	1	85	60
SXGA CRT	1280 x 1024	110	8, 16, or 24 bpp	analog	1	NA	70
SXGAW TFT LCD	1400 x 1024	90	8, 16, or 24 bpp	18 or 24 bit RGB	1	90	60
SXGA+ TFT LCD	1400 x 1050	110	8, 16, or 24 bpp	18 or 24 bit RGB	1	110	70
UXGA TFT LCD	1600 x 1200	135	8, 16, or 24 bpp	18 or 24 bit RGB	1	135	65
UXGA CRT	1600 x 1200	135	8, 16, or 24 bpp	analog	1	NA	60
UXGAW TFT LCD	1900 x 1200	135	8, 16, or 24 bpp	18 or 24 bit RGB	1	135	60
HDTV-2 LCD	1280 x 720	50	8, 16, or 24 bpp	24 bit RGB	1	50	50
HDTV-2 CRT	1280 x 720	66	8, 16, or 24 bpp	analog	1	NA	60
HDTV-4 LCD	1920 x 1080	135	8, 16, or 24 bpp	24 bit RGB	1	135	60
HDTV-4 CRT	1920 x 1080	135	8, 16, or 24 bpp	analog	1	NA	55
QXGA LCD	2048 x 1536	135	4 bpp	monochrome	8	16.875	40
QXGA CRT	2560 x 2048	135	4 bpp	monochrome	8	16.875	24
QXGA LCD	3200 x 2400	135	4 bpp	monochrome	8	16.875	17

FIG. 31

FIG. 32 is a block diagram of a system 400. The system 400 includes a processor 406, a DRAM interface 414, a SRAM & Flash interface 416, a DMA 420, a Boot ROM 424, an Ethernet 426, a USB 428, a VIDEO interface 402, Interrupts & Timers 432, I/O 434, Keypad and Touch Screen I/F 436, and a UART 440. The processor 406 is connected to the DRAM interface 414, the SRAM & Flash interface 416, the DMA 420, the Boot ROM 424, the Ethernet 426, the USB 428, the VIDEO interface 402, the Interrupts & Timers 432, the I/O 434, the Keypad and Touch Screen I/F 436, and the UART 440. The DRAM interface 414 is connected to the SRAM & Flash interface 416. The DMA 420 is connected to the Boot ROM 424. The Ethernet 426 is connected to the USB 428. The VIDEO interface 402 is connected to the Interrupts & Timers 432. The I/O 434 is connected to the Keypad and Touch Screen I/F 436. The UART 440 is connected to the Keypad and Touch Screen I/F 436.



400 →

FIG. 32




FIG. 33




FIG. 34




FIG. 35

FIG. 36 is a block diagram of a dual-channel digital signal processing circuit 516. The circuit 516 includes two parallel processing channels, 538a and 538b, which are connected to a common output bus 580. Channel 538a (top) receives an input address counter (IN ADR CTR #1) 534a and an output address counter (OUT ADR CTR #1) 536a. The input address counter 534a provides a 6-bit signal to a subtractor 606a, which subtracts a threshold value 604a from the input address counter. The output of the subtractor 606a is compared by a comparator 610a against a reference value 608a. The output of the comparator 610a is a 6-bit signal that is ANDed with the output of the output address counter 536a by a 6-bit AND gate 620a. The output of the AND gate 620a is then ANDed with the output of the output address counter 536a by a 6-bit AND gate 622a. The output of the AND gate 622a is then ANDed with the output of the output address counter 536a by a 6-bit AND gate 624a. The output of the AND gate 624a is then ANDed with the output of the output address counter 536a by a 6-bit AND gate 626a. The output of the AND gate 626a is then ANDed with the output of the output address counter 536a by a 6-bit AND gate 628a. The output of the AND gate 628a is the final output of channel 538a, which is connected to the output bus 580. Channel 538b (bottom) receives an input address counter (IN ADR CTR #2) 534b and an output address counter (OUT ADR CTR #2) 536b. The input address counter 534b provides a 6-bit signal to a subtractor 606b, which subtracts a threshold value 604b from the input address counter. The output of the subtractor 606b is compared by a comparator 610b against a reference value 608b. The output of the comparator 610b is a 6-bit signal that is ANDed with the output of the output address counter 536b by a 6-bit AND gate 620b. The output of the AND gate 620b is then ANDed with the output of the output address counter 536b by a 6-bit AND gate 622b. The output of the AND gate 622b is then ANDed with the output of the output address counter 536b by a 6-bit AND gate 624b. The output of the AND gate 624b is then ANDed with the output of the output address counter 536b by a 6-bit AND gate 626b. The output of the AND gate 626b is then ANDed with the output of the output address counter 536b by a 6-bit AND gate 628b. The output of the AND gate 628b is the final output of channel 538b, which is connected to the output bus 580. The output bus 580 is connected to an output register 630, which is enabled by an ENABLE signal 632. The output register 630 outputs the final result of the circuit 516, which is Underflow_INT 580. A HOST CLOCK 600 is connected to the clock inputs of all flip-flops in the circuit 516.

516

536a

IN ADR CTR #1

534a

SUBTRACTOR

606a

COMPARATOR

610a

THRESHOLD

604a

HOST CLOCK

600

Q

Q'

620a

Q

Q'

Q

Q'

622a

Q

Q'

Q

Q'

624a

Q

Q'

Q

Q'

626a

Q

Q'

Q

Q'

628a

Q

Q'

Q

Q'

650a

Q

Q'

Q

Q'

620b

Q

Q'

Q

Q'

622b

Q

Q'

Q

Q'

624b

Q

Q'

Q

Q'

626b

Q

Q'

Q

Q'

628b

Q

Q'

Q

Q'

650b

Q

Q'

Q

Q'

660

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

632

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'

630

Q

Q'

Q

Q'




FIG. 37